| .. |
|
amp_path.v
|
feat: add entropy byte stream FIFO and faster SPI read-back (FPGA v7)
|
2026-10-25 15:29:36 +02:00 |
|
amp_stage.v
|
fix: hand GPIO0 to the WiFi module, count only healthy generators, shorten amplifier stage path (FPGA v9)
|
2026-10-25 17:48:20 +02:00 |
|
bias_amplifier.v
|
feat: add entropy byte stream FIFO and faster SPI read-back (FPGA v7)
|
2026-10-25 15:29:36 +02:00 |
|
entropy_generator.v
|
feat: add live statistics with per-trial snapshots and von Neumann option (FPGA v5)
|
2026-10-25 14:27:45 +02:00 |
|
entropy_stream.v
|
feat: add entropy byte stream FIFO and faster SPI read-back (FPGA v7)
|
2026-10-25 15:29:36 +02:00 |
|
freq_counter.v
|
feat: add 16-ring bank, sampled XOR, pair capture and frequency counter (FPGA v2)
|
2026-10-25 13:03:53 +02:00 |
|
gcp_block.v
|
feat: add per-second GCP-format trials with history, watch and HTTP access (FPGA v10)
|
2026-10-25 18:23:21 +02:00 |
|
health_monitor.v
|
feat: add per-generator NIST health tests and dead-ring monitor, onod3000 output test (FPGA v4)
|
2026-10-25 13:36:55 +02:00 |
|
raw_capture.v
|
feat: add four 90-ring entropy generators with spatial and temporal XOR (FPGA v3)
|
2026-10-25 13:23:27 +02:00 |
|
ring_osc.v
|
feat: add FPGA raw jitter capture design with SPI register interface
|
2026-10-25 12:25:25 +02:00 |
|
spi_slave.v
|
feat: add FPGA raw jitter capture design with SPI register interface
|
2026-10-25 12:25:25 +02:00 |
|
stats_block.v
|
fix: hand GPIO0 to the WiFi module, count only healthy generators, shorten amplifier stage path (FPGA v9)
|
2026-10-25 17:48:20 +02:00 |
|
strix.v
|
fix: hand GPIO0 to the WiFi module, count only healthy generators, shorten amplifier stage path (FPGA v9)
|
2026-10-25 17:48:20 +02:00 |
|
strix_core.v
|
feat: add per-second GCP-format trials with history, watch and HTTP access (FPGA v10)
|
2026-10-25 18:23:21 +02:00 |
|
sys_pll.v
|
feat: add FPGA raw jitter capture design with SPI register interface
|
2026-10-25 12:25:25 +02:00 |
