feat: add per-generator NIST health tests and dead-ring monitor, onod3000 output test (FPGA v4)
This commit is contained in:
parent
585e755c66
commit
67bd7eec58
9 changed files with 436 additions and 28 deletions
|
|
@ -61,6 +61,7 @@ set_global_assignment -name VERILOG_FILE ../rtl/strix.v
|
|||
set_global_assignment -name VERILOG_FILE ../rtl/sys_pll.v
|
||||
set_global_assignment -name VERILOG_FILE ../rtl/strix_core.v
|
||||
set_global_assignment -name VERILOG_FILE ../rtl/entropy_generator.v
|
||||
set_global_assignment -name VERILOG_FILE ../rtl/health_monitor.v
|
||||
set_global_assignment -name VERILOG_FILE ../rtl/freq_counter.v
|
||||
set_global_assignment -name VERILOG_FILE ../rtl/ring_osc.v
|
||||
set_global_assignment -name VERILOG_FILE ../rtl/raw_capture.v
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue